Waferpedia

Comparison ledger

101versusSU-8

EV Group 101, Laurell SU-8, side by side. Every value shown is drawn from the cited encyclopedia entries.

Side-by-side comparison of selected equipment models
Attribute
101EV Group
SU-8Laurell
OEMEV GroupLaurell
CategoryLithographyLithography
Wafer size——
Process node——
Introduced——
Production run——
Lifecycle——
Lifecycle milestones——
Control system——
Generation——
FamilyEV Group 101Laurell SU-8
Specifications
OEMEV Group[1]—
Model101[1]—
Equipment nameEVG 101 Spray Coater[1]Spin Station- Laurell- SU-8 ONLY[4]
NEMO IDevgspraycoat[1]—
Training requiredEVG 101 Training[1]—
Training duration1.50 hours[1]—
Processing techniqueResist Spray Coat (manual)[1]—
Cleanliness"All"[1]—
LocationSNF Paul G Allen L107 Cleanroom[1]—
Wafer diameter (substrate size)up to 300 mm[2]—
Available modulesSpin coat / OmniSpray® / develop[2]—
Wafer handling optionsBowed / warped / thin wafer handling, edge handling[2]—
Dispense optionsVarious resist dispense pumps covering viscosities up to 52000 cP; constant pressure dispense systems; EBR / BSR / pre-wet / bowl wash / liquid priming[2]—
Processing technique (at SNF)Resist Spray Coat (manual)[3]—
Cleanliness group (at SNF)"All"[1]—
Category—Lithography[4]
Type—Spin station[4]
Photoresist Type—SU-8 (negative epoxy photoresist)[5]
Exposure Wavelength—i-line (365 nm)[5]
Maximum Absorption—Ultraviolet light at 365 nm[5]
Film Thickness Range (single spin coat)—1 to >200 μm[6]
Maximum Film Thickness (multiple coats or dry film)—Up to above 300 μm (spun) or above 1 mm (dry film)[5]
Aspect Ratio (achieved)—>20 with solution formulation; >40 with dry resist[5]
Operational Mode—Dedicated to SU-8 only[4]
Spin Speed (recommended for reproducibility)—3000 rpm[7]
Soft Bake Temperature (typical first step)—65 °C[6]
Soft Bake Temperature (typical second step)—95 °C[6]
Post Exposure Bake Temperature (first step)—65 °C[6]
Post Exposure Bake Temperature (second step)—95 °C[6]
Hard Bake Temperature (optional)—150 °C[8]
Developer—1-methoxy-2-propanol acetate (PGMEA) or SU-8 Developer[5]
Substrate Size (example used in research)—150 mm (6-inch) silicon wafer[9]

Plan your fab

Building a Lithography process? Get a complete equipment list.

Open the fab equipment planner →
Sources (9)Every fact above is drawn from these public sources
  1. [1]snfguide.stanford.edusnfguide.stanford.edu
  2. [2]evgroup.comevgroup.com
  3. [3]snfguide.stanford.edusnfguide.stanford.edu
  4. [4]nanocenter.umd.edunanocenter.umd.edu
  5. [5]en.wikipedia.orgen.wikipedia.org
  6. [6]wp.optics.arizona.eduwp.optics.arizona.edu
  7. [7]cns1.rc.fas.harvard.educns1.rc.fas.harvard.edu
  8. [8]repository.upenn.edurepository.upenn.edu
  9. [9]iopscience.iop.orgiopscience.iop.org